

S1C17 Series Technical Manual Errata

| ITEM About the CBUFEN register of T16A/T16A2 | | | |
|---|---------------|-------------------------------|----------------|
| Object manual | Document code | Object Item | Page |
| S1C17624/604/622/602/621 Technical Manual | 411914902 | 13.8 Control Register Details | 13-14 13-15 |
| S1C17705/703 Technical Manual | 411706602 | 10.8 Control Register Details | 10-19 |
| S1C17706 Technical Manual | 412026401 | 10.8 Control Register Details | 10-17 |
| S1C17711 Technical Manual | 411905602 | 10.8 Control Register Details | 10-14 |
| S1C17554/564 Technical Manual | 411914402 | 11.8 Control Register Details | 11-14 |
| S1C17651 Technical Manual | 412120600 | 12.8 Control Register Details | 12-13 |
| <p>Page 13-14 13-15 S1C624/604/622/602/621 Technical Manual</p> <p>Page 10-17 S1C17706 Technical Manual</p> <p>Page 12-13 S1C17651 Technical Manual</p> | | | |
| <p>(Error)</p> <p>D3 CBUFEN: Compare Buffer Enable Bit</p> <p>Enables or disables writing to the compare buffer.</p> <p>1 (R/W): Enabled</p> <p>0 (R/W): Disabled (default)</p> <p>Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare A and B buffers when the compare B signal is generated.</p> <p>Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.</p> <p>Note: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.</p> | | | |
| <p>(Correct)</p> <p>D3 CBUFEN: Compare Buffer Enable Bit</p> <p>Enables or disables writing to the compare buffer.</p> <p>1 (R/W): Enabled</p> <p>0 (R/W): Disabled (default)</p> <p>Setting CBUFEN to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare</p> | | | |

A and B buffers when the compare B signal is generated.

Setting CBUFEN to 0 disables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B register values.

Note: Make sure the counter is halted (**CLKEN** = 0) before setting CBUFEN.

Page 13-14 13-15 S1C17705/703 Technical Manual

Page 10-14 S1C17711 Technical Manual

Page 11-14 S1C17554/564 Technical Manual

(Error)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

Note: Make sure the counter is halted (**PRUN** = 0) before setting CBUFEN.

(Correct)

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

Note: Make sure the counter is halted (**CLKEN** = 0) before setting CBUFEN.